

VDIC DDR1 SYNCHRONOUS DYNAMIC RAM

VD1D8G08XS66XX8T7B- II USER MANUAL

Version :B0

Document NO. : ORBITA/SIP- VD1D8G08XS66XX8T7B- II -USM-01

Zhuhai Orbita Aerospace Science & Technology Co. , Ltd.

Add: Orbita Tech Park, NO.1 Baisha Road, Tangjia Dong ` an,

Zhuhai, Guangdong, China 519080

Tel: +86-756-3391979 Fax: +86-756-3391980

Contents

| | | |
|------|-------------------------------------------------------------|---|
| 1. | DESCRIPTION | 1 |
| 2. | FEATURES | 1 |
| 3. | BLOCK DIAGRAM..... | 2 |
| 4. | PIN DESCRIPTIONS..... | 3 |
| 5. | ELECTRICAL SPECIFICATIONS – DC and AC | 5 |
| 5.1. | Absolute Maximum Ratings | 5 |
| 5.2. | Recommended DC Operating Conditions | 5 |
| 5.3. | DC Electrical Characteristics and Operating Conditions..... | 6 |
| 6. | TYPICAL APPLICATION | 6 |
| 7. | ORDERING INFORMATION..... | 7 |
| 8. | PACKAGE DIMENSIONS..... | 8 |
| 9. | REVISION HISTORY | 9 |

VDIC-DDR SDRAM

HIGH-SPEED 2.5V 1G x 8bit

SYNCHRONOUS DYNAMIC RAM

1. DESCRIPTION


The VD1D8G08XS66XX8T7B-II is a 8192M bits DDR1 SDRAM, organized as 1G words× 8 bits. The device has eight dies, each die includes 1Gbit. The device has a 8-bit interface and is selected with specific #CS,#CK and CKE. The device is useful for a variety of high bandwidth, high performance memory system applications. It is packaged in standard 66-pin SOP.

2. FEATURES

- Stack of eight 1Gbit DDR SDRAM.
- Organized as 1Gx8-bit.
- Power supply: V_{DD} , $V_{DDQ}=2.5V\pm0.2V$.
- Double-data-rate architecture; two data transfer per clock cycle.
- Internal pipelined operation; column address can be changed every clock cycle.
- Bidirectional data strobe.
- Differential clock inputs (CK AND #CK).
- DLL aligns DQ and DQS transition with CK transition,.
- Programmable Read Latency 2, 2.5(clock).
- Programmable Burst length (2, 4, 8).
- Programmable Burst type (sequential & interleave).
- Edge aligned data output, center aligned data input.
- Auto & Self refresh, $7.8\mu s$ refresh interval (8192/64ms refresh).

3. BLOCK DIAGRAM

Figure 1:Block Diagram



(All other signals are common to the eight memories)

Figure 1 Block diagram

4. PIN DESCRIPTIONS

Figure 3: Pin Descriptions

| Pin Id | Pin # | | Pin Id |
|--------|-------|--|--------|
| VDD | 1 | | 66 |
| DQ0 | 2 | | VSS |
| VDDQ | 3 | | 65 |
| CKE6 | 4 | | DQ7 |
| DQ1 | 5 | | 64 |
| VSSQ | 6 | | VSSQ |
| #CS1 | 7 | | 63 |
| DQ2 | 8 | | CKE1 |
| VDDQ | 9 | | 62 |
| #CS2 | 10 | | DQ6 |
| DQ3 | 11 | | 61 |
| VSSQ | 12 | | VDDQ |
| #CS3 | 13 | | 60 |
| #CS4 | 14 | | CKE2 |
| VDDQ | 15 | | 59 |
| #CS5 | 16 | | DQ5 |
| A13 | 17 | | 58 |
| VDD | 18 | | VSSQ |
| DNU | 19 | | 57 |
| #CS6 | 20 | | CKE3 |
| #WE | 21 | | 56 |
| #CAS | 22 | | DQ4 |
| #RAS | 23 | | 55 |
| #CS0 | 24 | | VDDQ |
| #CS7 | 25 | | 54 |
| BA0 | 26 | | CKE4 |
| BA1 | 27 | | 53 |
| AP/A10 | 28 | | CKE5 |
| A0 | 29 | | 52 |
| A1 | 30 | | VSSQ |
| A2 | 31 | | 51 |
| A3 | 32 | | DQS |
| VDD | 33 | | 50 |
| | | | DNU |
| | | | 49 |
| | | | VREF |
| | | | 48 |
| | | | VSS |
| | | | 47 |
| | | | DM |
| | | | 46 |
| | | | #CK |
| | | | 45 |
| | | | CK |
| | | | 44 |
| | | | CKE0 |
| | | | 43 |
| | | | CKE7 |
| | | | 42 |
| | | | A12 |
| | | | 41 |
| | | | A11 |
| | | | 40 |
| | | | A9 |
| | | | 39 |
| | | | A8 |
| | | | 38 |
| | | | A7 |
| | | | 37 |
| | | | A6 |
| | | | 36 |
| | | | A5 |
| | | | 35 |
| | | | A4 |
| | | | 34 |
| | | | VSS |

Figure 2 Pin configuration

Table 1 Pin description

| Name | Function |
|-----------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| A0~A13 | Address Input. Provide the row address for ACTIVE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA0, BA1) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE REGISTER (LMR) command. |
| DQ0-DQ7 | Data Input/Output Ports. 8bi-directional ports are used to read data from, or write data into the DDR1 SDRAM. |
| #CS0-#CS7 | Die Enable Input. When #CS is Low, the command input cycle becomes valid. When CSn is High, all inputs are ignored. However, internal operations (bank active, burst operations, etc.) are held. |
| BA0,BA1 | Bank address inputs: BA0 and BA1 define the bank to which an ACTIVE, READ, WRITE, or PRECHARGE command is being applied. BA0 and BA1 also define which mode register (mode register or extended mode register) is loaded during the LOAD MODE REGISTER command. |
| #RAS | Row address strobe. Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge. |
| #CAS | Column address strobe. Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access. |
| #WE | Write Enable Input. Enables write operation and row precharge. Latches data in starting from CAS, #WE active. |
| DM | Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with that input data during a WRITE access. DM is sampled on both edges of DQS. Although DM pins are input-only, the DM loading is designed to match that of DQ and DQS pins. |
| DQS | Data strobe: Output with read data, input with write data. DQS is edge-aligned with read data, center-aligned with write data. It is used to capture data. |
| CK,CK# | Clock: CK and CK# are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and the negative edge of #CK. Output data (DQ and DQS) is referenced to the crossings of CK and #CK. |
| CKE | Clock enable: CKE HIGH activates and CKE LOW deactivates the internal clock, input buffers, and output drivers. Taking CKE LOW provides PRECHARGE power-down and SELF REFRESH operations (all banks idle) or ACTIVE power-down (row active in any bank). CKE is synchronous for power-down entry and exit and for self refresh entry. CKE is asynchronous for self refresh exit and for disabling the outputs. CKE must be maintained HIGH throughout read and write accesses. Input buffers (excluding CK, #CK, and CKE) are disabled during power-down. Input buffers (excluding CKE) are disabled during SELF REFRESH. CKE is an SSTL_2 input but will detect an LVCMOS LOW level after V _{DD} is applied and until CKE is first brought HIGH, after which it becomes a SSTL_2 input only. |
| V _{DD} ,V _{DDQ} | Power supply, connect to 2.5V |
| V _{REF} | SSTL_2 reference voltage. |

| Name | Function |
|-----------------------------------|------------|
| V _{SS} ,V _{SSQ} | Ground |
| NC,DNU | No connect |

5. ELECTRICAL SPECIFICATIONS – DC and AC

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

5.1. Absolute Maximum Ratings

Table 2 Absolute maximum ratings

| Characteristics | Symbol | Maximum ratings | Unit |
|---------------------------------------------------------------|------------------------------------|-------------------------------|------|
| Voltage on V _{DD} supply relative to V _{SS} | V _{DD} / V _{DDQ} | -1 ~ 3.6 | V |
| Voltage on any pin relative to V _{SS} | V _{IN} | -0.5 to V _{DDQ} +0.5 | V |
| Power Dissipation | P _D | 2.0 | W |
| Operating Temperature Range | T _{OPR} | -55~ +105 | °C |
| Storage Temperature Range | T _{STG} | -65 to +150 | °C |

5.2. Recommended DC Operating Conditions

Table 3 Recommended DC operating condition

| Parameter | Symbol | Min | Typ | Max | Unit |
|---------------------------------|---------------------|------------------------|-----|------------------------|------|
| Supply Voltage | V _{DD} | 2.3 | 2.5 | 2.7 | V |
| I/O Supply Voltage | V _{DDQ} | 2.3 | 2.5 | 2.7 | V |
| I/O Reference Voltage | V _{REF} | 0.49×V _{DDQ} | — | 0.51×V _{DDQ} | V |
| I/O Termination Voltage(System) | V _{TT} | V _{REF} -0.04 | — | V _{REF} +0.04 | V |
| Input high Voltage | V _{IH(DC)} | V _{REF} +0.15 | — | V _{DD} +0.3 | V |
| Input Low Voltage | V _{IL(DC)} | -0.3 | — | V _{REF} -0.15 | V |

5.3. DC Electrical Characteristics and Operating Conditions

Table 4 DC characteristics

| Technical Parameters | symbol | Test Conditions | Min | Max | Uint |
|---------------------------------------|------------------|--------------------------------------------------------------------------------------|-----|-----|------|
| Input leakage current low /high | I _{LIL} | V _{DD} =2.7V , V _{REF} =1.35V, V _{in} =0V | -2 | 2 | µA |
| | I _{LIH} | V _{DD} =2.7V , V _{REF} =1.35V V _{in} =V _{DDQ} | -2 | 2 | µA |
| Output leakage current low/high | I _{LOL} | V _{DD} =2.7V , V _{REF} =1.35V , V _{out} =0V | -5 | 5 | µA |
| | I _{LOH} | V _{DD} =2.7V , V _{REF} =1.35V , V _{out} =V _{DDQ} | -5 | 5 | µA |

6. TYPICAL APPLICATION




Figure 3 Typical application

7. ORDERING INFORMATION




Table 5 Ordering information

| Part Number | Capacity (bit) | Bus Width (bit) | Radiation | | | Packaging | Temperature (°C) |
|-----------------------|-------------------|--------------------|------------------|------------------|------------------|-----------|-----------------------|
| | | | TID ¹ | SEL ² | SEU ³ | | |
| VD1D8G08VS66EE8T7B-II | 8G | 08 | - | - | - | SOP66 | 0 ~ +70 |
| VD1D8G08VS66IB8T7B-II | 8G | 08 | - | - | - | SOP66 | -40 ~ +85 |
| VD1D8G08RS66SS8T7B-II | 8G | 08 | TBD | TBD | TBD | SOP66 | -55 ~ +105 |

¹ TID: Total Dose (Krads(Si))

² SEL: LET Threshold (Mev.cm²/mg)

³ SEU:SEU Threshold (Mev.cm²/mg)

8. PACKAGE DIMENSIONS




Figure 4 Package dimensions

Table 6 Dimensions information

| | Min | Max |
|----------|----------------|-------|
| A | 12.30 | 12.80 |
| A2 | 11.10 | 11.50 |
| D | 23.80 | 24.20 |
| E | 13.40 | 13.80 |
| E1 | 10.80 | 11.20 |
| f | 2.00 | |
| b | 0.35 | |
| e | 0.65 | |
| r | 1.00 | |
| t | 0.20 | |
| α | $\leq 3^\circ$ | |
| β | $\leq 3^\circ$ | |

NOTE: 1. Unit: mm
2. A1 = A - A2

9. REVISION HISTORY

Table 7 Revision history

| Revision | Date | Description of Change |
|----------|-------------|------------------------------------------------------------------------------------|
| A0 | Nov 5,2015 | First Created |
| A1 | Mar 21,2016 | Modified the PIN DESCRIPTIONS |
| A2 | Aug 23,2016 | Modified the ORDERING INFORMATION |
| A3 | Jan 9,2017 | Modified the Package dimensions figure. |
| A4 | Oct.25,2017 | Changed company's name to Zhuhai Orbita Aerospace Science & Technology Co., Ltd |
| A5 | Mar 15,2018 | Add or reduce the chapters. |
| B0 | Mar 23,2020 | Update TID and SEE |